Vivek K.

职业背景

I am an ASIC Design Engineer / Senior Application Engineer. I have a Master of Science degree in Electrical and Electronics Engineering from Arizona State University, with a focus on VLSI and computer architecture.

专业领域

I am skilled in C, Perl, System Verilog/Verilog, TCL.